

CLAIMS

[1] A semiconductor device comprising a silicon substrate, a gate insulating film formed on said silicon substrate, and a gate electrode formed on said gate
5 insulating film,

characterized in that said gate insulating film includes an electrically insulating film having a high dielectric constant and containing one of metal oxide, metal silicate and metal oxide or metal silicate containing nitrogen therein,

10 said gate electrode has a region through which said gate electrode makes contact with said gate insulating film and which contains silicide of metal M as a primary constituent, said silicide being expressed with $MxSi_{1-x}$ ($0 < X < 1$), and

said X is greater than 0.5 ($X > 0.5$) in said silicide of metal M contained in a gate electrode formed above a p-channel, and said X is equal to or smaller than
15 0.5 ($X \leq 0.5$) in said silicide of metal M contained in a gate electrode formed above a n-channel.

[2] The semiconductor device as set forth in claim 1, wherein said electrically insulating film contains one of Hf and Zr.

20

[3] The semiconductor device as set forth in claim 1, further comprising a layer containing one of Hf and Zr therein between said electrically insulating film and said gate electrode.

25 [4] The semiconductor device as set forth in claim 1, wherein said electrically insulating film has a multi-layered structure including one of a silicon oxide film and a silicon nitride film, and one of a Hf-containing layer and a Zr-containing layer.

[5] The semiconductor device as set forth in claim 1, wherein said electrically insulating film contains HfSiON.

[6] The semiconductor device as set forth in claim 1, further comprising a
5 HfSiON layer between said electrically insulating film and said gate electrode.

[7] The semiconductor device as set forth in claim 1, wherein said electrically insulating film has a multi-layered structure including one of a silicon oxide film and a silicon nitride film, and a HfSiON layer.

10

[8] The semiconductor device as set forth in any one of claims 1 to 7, wherein said metal M is a metal to which a silicide process is applicable to make silicide.

15 [9] The semiconductor device as set forth in any one of claims 1 to 7, wherein said metal M is nickel (Ni).

[10] The semiconductor device as set forth in claim 9, wherein, assuming that a region of said silicide (including nickel (Ni) as said metal M) making
20 contact with said gate insulating film is expressed with $\text{Ni}_x\text{Si}_{1-x}$ ($0 < x < 1$), said X is equal to or greater than 0.6 and smaller than 1 ($0.6 \leq x < 1$) in said silicide contained in a gate electrode formed above a p-channel, and said X is greater than 0 and equal to or smaller than 0.5 ($0 < x \leq 0.5$) in said silicide contained in a gate electrode formed above a n-channel.

25

[11] The semiconductor device as set forth in claim 9, wherein said silicide contained in said gate electrode formed above said p-channel contains Ni_3Si phase as a principal constituent at least in a region through which said silicide makes contact with said gate insulating film, and said silicide contained in said

gate electrode formed above said n-channel contains one of NiSi phase and NiSi₂ phase as a principal constituent at least in a region through which said silicide makes contact with said gate insulating film.

5 [12] A semiconductor device comprising a silicon substrate, a gate insulating film formed on said silicon substrate, and a gate electrode formed on said gate insulating film,

characterized in that at least a region of said gate electrode making contact with said gate insulating film is composed of silicide containing Ni₃Si phase as a
10 principal constituent.

[13] The semiconductor device as set forth in claim 12, wherein said gate insulating film includes an electrically insulating film having a high dielectric constant and containing one of metal oxide, metal silicate and metal oxide or
15 metal silicate containing nitrogen therein,

[14] The semiconductor device as set forth in claim 13, wherein said electrically insulating film contains one of Hf and Zr.

20 [15] The semiconductor device as set forth in claim 13, further comprising a layer containing one of Hf and Zr therein between said electrically insulating film and said gate electrode.

[16] The semiconductor device as set forth in claim 13, wherein said
25 electrically insulating film has a multi-layered structure including one of a silicon oxide film and a silicon nitride film, and one of a Hf-containing layer and a Zr-containing layer.

[17] The semiconductor device as set forth in claim 13, wherein said

electrically insulating film contains HfSiON.

[18] The semiconductor device as set forth in claim 13, further comprising a HfSiON layer between said electrically insulating film and said gate electrode.

5

[19] The semiconductor device as set forth in claim 13, wherein said electrically insulating film has a multi-layered structure including one of a silicon oxide film and a silicon nitride film, and a HfSiON layer.

10 [20] The semiconductor device as set forth in any one of claims 12 to 19, wherein said gate electrode is included in a p-type MOSFET.

[21] A method of fabricating a semiconductor device defined in any one of claims 1 to 9, comprising:

15 depositing poly-silicon (poly-Si) on a gate insulating film and patterning said poly-silicon into a gate electrode having desired dimension;

depositing metal M on said gate electrode;

thermally annealing said gate electrode and said metal M to entirely turn said gate electrode to silicide of said metal M; and

20 removing a portion of said metal M which was not turned into said silicide, by etching,

wherein said metal M has such a thickness t_1 above a p-channel device that, when poly-silicon and said metal M react with each other to make silicide, a portion of said silicide making contact with said gate insulating film has composition expressed with $MxSi_{1-x}$ ($0.5 < x < 1$), and has such a thickness t_2 above a n-channel device that, when poly-silicon and said metal M react with each other to make silicide, a portion of said silicide making contact with said gate insulating film has composition expressed with $MxSi_{1-x}$ ($0 < x \leq 0.5$).

25

[22] A method of fabricating a semiconductor device defined in claim 10, comprising:

depositing poly-silicon on a gate insulating film and patterning said poly-silicon into a gate electrode having desired dimension;

5 forming a nickel (Ni) film on said gate electrode;

thermally annealing said gate electrode and said nickel film to entirely turn said gate electrode to nickel silicide (NiSi); and

removing a portion of said nickel film which was not turned into said nickel silicide, by etching,

10 wherein said nickel film has such a thickness t_1 above a p-channel device that, when poly-silicon and nickel react with each other to make nickel silicide, a portion of said nickel silicide making contact with said gate insulating film has composition expressed with $\text{Ni}_x\text{Si}_{1-x}$ ($0.6 \leq X < 1$), and has such a thickness t_2 above a n-channel device that, when poly-silicon and nickel react with each other to
15 make nickel silicide, a portion of said nickel silicide making contact with said gate insulating film has composition expressed with $\text{Ni}_x\text{Si}_{1-x}$ ($0 < X \leq 0.5$).

[23] A method of fabricating a semiconductor device defined in claim 11, comprising:

20 depositing poly-silicon on a gate insulating film and patterning said poly-silicon into a gate electrode having desired dimension;

forming a nickel (Ni) film on said gate electrode;

thermally annealing said gate electrode and said nickel film to entirely turn said gate electrode to nickel silicide (NiSi); and

25 removing a portion of said nickel film which was not turned into said nickel silicide, by etching,

wherein said nickel film has such a thickness t_1 above a p-channel device that, when poly-silicon and nickel react with each other to make nickel silicide, said nickel silicide has Ni_3Si phase as a principal constituent, and has such a

thickness t_2 above a n-channel device that, when poly-silicon and nickel react with each other to make nickel silicide, said nickel silicide has one of NiSi phase and NiSi₂ phase as a principal constituent.

5 [24] The method as set forth in claim 23, wherein a ratio of a thickness T_{Ni} of said nickel film to a thickness T_{Si} of said poly-silicon is defined as $T_{Ni}/T_{Si} \geq 1.60$ to form said gate electrode including Ni₃Si phase as a principal constituent.

10 [25] The method as set forth in claim 23, wherein a ratio of a thickness T_{Ni} of said nickel film to a thickness T_{Si} of said poly-silicon is defined as $0.55 \leq T_{Ni}/T_{Si} \leq 0.95$ to form said gate electrode including NiSi phase as a principal constituent.

15 [26] The method as set forth in claim 23, wherein a ratio of a thickness T_{Ni} of said nickel film to a thickness T_{Si} of said poly-silicon is defined as $0.28 \leq T_{Ni}/T_{Si} \leq 0.54$, and said gate electrode and said nickel film are thermally annealed at 650 degrees centigrade or higher to form said gate electrode including NiSi₂ phase as a principal constituent.

20 [27] The method as set forth in any one of claims 21 to 23, wherein the step of depositing said metal M or forming said nickel film comprises:

after forming said metal M or said nickel film above a n-channel device or a p-channel device by the thickness of t_2 , forming diffusion-preventing layer which is stable to said metal M or nickel, only above said n-channel device; and

25 depositing said metal M or forming said nickel film by the thickness of ($t_1 - t_2$).

[28] The method as set forth in claim 27, wherein said diffusion-preventing layer can be etched in selected areas relative to silicide of said metal M.

[29] The method as set forth in claim 27, wherein said diffusion-preventing layer contains one of TiN and TaN as a primary constituent.

5 [30] The method as set forth in any one of claims 21 to 29, wherein said gate electrode and said metal M or said nickel film are thermally annealed for silicidation at such a temperature that a resistance of metal silicide formed in a diffusion contact region of said semiconductor device is not increased.

10 [31] A method of fabricating a semiconductor device defined in claim 10, comprising:

 depositing poly-silicon on a gate insulating film and patterning said poly-silicon into a gate electrode having desired dimension;

 forming a nickel (Ni) film on said gate electrode;

15 thermally annealing said gate electrode and said nickel film to entirely turn said gate electrode to nickel silicide (NiSi); and

 removing a portion of said nickel film which was not turned into said nickel silicide, by etching,

 wherein a ratio of a thickness T_{Ni} of said nickel film to a thickness T_{Si} of
20 said poly-silicon is defined as $1.60 \leq T_{Ni}/T_{Si}$.